CORRECTED VERSION

(19) World Intellectual Property Organization International Bureau



(43) International Publication Date 13 July 2000 (13.07.2000)

PCT

(10) International Publication Number WO 00/41161 A1

(51) International Patent Classification⁷: G09G 3/36, G06F 3/147

[US/US]; 4539 SW Anderson Road, Forest Grove, OR 97116 (US).

(21) International Application Number: PCT/US99/30087

(21) International Application Number: 1 C1/03///3000

(22) International Filing Date:

17 December 1999 (17.12.1999)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/227,447

8 January 1999 (08.01.1999) U

(71) Applicant (for all designated States except US): INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

- (72) Inventor; and
- (75) Inventor/Applicant (for US only): MOSS, Daniel, D.


(74) Agents: MILLIKEN, Darren, J. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boule-

vard, Los Angeles, CA 90025 (US).

- (81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: READABLE MATRIX ADDRESSABLE DISPLAY SYSTEM



(57) Abstract: A system having a display device and a processor connected to the display device to read data from and write data to the display device. The display device, such as a matrix addressable display, communicates directly with a processor via a bus, without the need for an intermediate display memory device such as video random access memory (VRAM) or a graphics controller circuit. Information communicated from the processor to the display device is directly presented in a visual fashion. The processor may read the visual information stored in the display device. The display device is able to retain the visual information without the need for continuous refresh operations. Individual pixels of the display may be selectively written by the processor. Since individual pixels may be selectively written, pixels may be written only when their corresponding values have changed, thereby providing better display update performance.

VO 00/41161



Published:

- with international search report
- (48) Date of publication of this corrected version:

30 August 2001

(15) Information about Correction: see PCT Gazette No. 35/2001 of 30 August 2001, Section For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

-1-

READABLE MATRIX ADDRESSABLE DISPLAY SYSTEM

BACKGROUND

1. FIELD

The present invention relates generally to computer systems and, more specifically, to computer display system architectures.

2. DESCRIPTION

In many computer systems, an important feature is the ability for the system to display information to a user. In such systems, a display device is included to receive data from other components of the computer system for presentation in a visual form for viewing by the user. Commonly, the display device is a raster display having a cathode ray tube (CRT). Such a display device is by nature "write only." That is, once the data is transferred to the display, it cannot be retrieved.

In current computer systems, a processor typically does not communicate directly with the display device. Instead, in order to display data in current computer systems, the processor typically transfers the data over a bus and through a graphics controller circuit for storage in a graphics memory device. One common graphics memory device is a video random access memory (VRAM). The graphics controller then reads the display data out of the memory and transfers the display data to the display device for presentation to the user. However, the information that is visually presented on a typical display device is transitory in nature. That is, the display device visual image must be continuously refreshed, even if the underlying display data remains unchanged. To refresh the image, the display device must continually receive the display data from the graphics controller circuit. If the processor were to be coupled directly to the display device, this display refresh activity could reduce the time available for the processor to perform other operations. Hence, the graphics controller circuit is typically used in a computer system to update, or refresh, the

display data as necessary in order to offload this display updating task from the processor. Thus, when the processor needs to access any information that is being displayed, the processor reads the data from the graphics memory device via the graphics controller circuit. The processor does not directly read data from the display device itself.

When the graphics controller circuit refreshes the display data, it transfers an entire copy of the display data to the display device. An entire copy is transferred although in many instances only a portion of or perhaps even none of the image has changed. Even when the display device is a matrix addressable display, such as a liquid crystal display (LCD), a light emitting polymer (LEP) display, or a reflective silicon display, the display device is refreshed "blind" by a graphics controller circuit. This means that every pixel in the display is re-written on a periodic basis, even if the intensity values of the pixels have not changed since the previous refresh cycle. This mandatory refresh operation adds complexity to the processor/display interface and lowers the effective bandwidth of the display.

Although the inclusion of the graphics controller circuit and the graphics memory device may improve the overall performance of some computer systems, these devices introduce additional cost and complexity to the systems. With the advent of new display technologies, faster buses, and increasingly more powerful processors, a new paradigm for computer display system architectures is desired.

SUMMARY

An embodiment of the present invention is a system having a display device and a processor coupled to the display device to read data from and write data to the display device.

Another embodiment of the present invention is a method operating in a system having a processor coupled to a matrix addressable display device

having a plurality of pixels, the method comprising reading display data by the processor from selected individual pixels of the matrix addressable display device.

BRIEF DESCRIPTION OF THE DRAWINGS

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

Figure 1 is a block diagram of a processor coupled to a matrix addressable display device according to an embodiment of the present invention:

Figure 2 is a diagram of a matrix addressable display device in accordance with an embodiment of the present invention;

Figure 3 is a diagram of an array of pixels with row select lines and column I/O connections within the matrix addressable display device of Figure 2:

Figure 4 is a diagram of an individual display pixel according to an embodiment of the present invention; and

Figure 5 is a diagram of the column I/O interface according to an embodiment of the present invention.

DETAILED DESCRIPTION

An embodiment of the present invention comprises a computer display system architecture having a readable display device and an interface between a processor and the display device. In one embodiment, the display device is a matrix addressable display device, although other types of display devices may be employed. An embodiment of the present invention allows a display device

to have display data selectively and directly written to it by a processor, to directly translate the display data into a visible image, to retain the visible image without the need for continual refreshing of the display data, and to allow the processor to selectively read at least a portion of the stored image data.

The display interface of an embodiment of the present invention provides for a processor to directly access a closely-coupled, matrix addressable display device without employing a graphics controller circuit or a graphics memory device. In an embodiment of the present invention, a processor accesses the display via a bus as if it were a block of (pseudo-static) random access memory (RAM). This display system architecture allows the processor to alter or update selected portions of the display while leaving other static areas of the display unaltered. This interface is intended to work with display technologies in which each pixel may be individually accessed via a row and column address, such as a matrix addressable display device, for example. This may include LCDs, light emitting polymer (LEP) displays, reflective silicon displays, and other matrix addressable displays, and may not apply to raster displays such as CRTs.

Current display devices are "write only" because the graphics controller circuit copies information from a graphics memory device to the display device, where it is then represented in a visible form. An embodiment of the present invention comprises a matrix addressable display device that may be selectively readable as well as selectively writable, thereby making the display device itself exhibit the characteristics of a random access memory. This allows the processor to be connected directly to the matrix addressable display device via a bus without the need for a graphics controller or graphics memory device. As used herein, directly connected means being coupled together without a graphics controller or graphics memory device being used. Acceptable display system performance may be maintained at least in part by the throughput capabilities of the bus and the processor, as well as the matrix addressable display device. Additionally, the matrix addressable display device may be "selfrefreshing," allowing the processor to update only the portions of the displayed image that have changed. The processor does not have to refresh or update

the static portions of the displayed image, because the individual pixels are able to retain their visible image levels without the need for continuous refresh operations

Thus, embodiments of the present invention eliminate the need for a graphics controller and a graphics memory device, thereby minimizing the cost of the system, and provide improved data bandwidth between the processor and the display device.

An embodiment of the present invention is based at least in part on the use of a capacitor associated with each pixel in a matrix display. The capacitor may be used to maintain the intensity of the individual pixel. In an embodiment of the present invention, circuitry may be added to the matrix addressable display device to read the charge stored on the capacitor, making the intensity of each pixel selectively readable by the processor coupled to the display.

Figure 1 is a diagram of a processor coupled to a matrix addressable display device in accordance with one embodiment of the present invention. The processor 1 may be coupled to address bus 4 and to data bus 5. In one embodiment, the processor may be one of the Pentium® family of processors commercially available from Intel Corporation, although other processors may also be used. A matrix addressable display device 2 may be coupled to address bus 4 and data bus 5. The processor 1 may read information from or write information to the display 2 in substantially the same manner as reading information from or writing information to a memory device(not shown). In another embodiment, the address and/or data lines coupling the processor to a memory device may be different than the address and/or data lines coupling the processor to the display device. In yet another embodiment, a buffer device (not shown) may be coupled between the processor, the display and the memory device to handle any differences in throughput between the devices.

Figure 2 is a diagram of a display device in accordance with one embodiment of the present invention. Row-column address de-multiplexor 6 receives an address from a processor over address bus 4. The address may be used to select a pixel of the display to be read from or to be written to by the

processor. The row-column address de-multiplexor divides the address into at least two portions. A first portion of the address value may be directed to row address buffers 8, where the value of the first portion may be stored as an indication of a selected row of active matrix display array 14. In this embodiment, the first portion comprises the higher order bits of the address. A second portion of the address value may be directed to column address buffers 7, where the value of the second portion may be stored as an indication of a selected column of active matrix display array 14. In this embodiment, the second portion comprises the lower order bits of the address. The combination of the selected row and column indications address a selected pixel of active matrix display array 14. In an alternate embodiment, the first portion may indicate a selected column and the second portion may indicate a selected row.

The stored row address value from row address buffers 8 may be coupled to row decoder 13. In a similar manner, the column address value from column address buffers 7 may be coupled to column decoder 9. Both row decoder 13 and column decoder 9 convert a binary address value into individual select signals in a well-known manner. Row decoder 13 outputs a plurality of row select signals 15 that may be applied to active matrix display array 14. Column decoder 9 outputs a plurality of column select signals 17 that are coupled to sense amplifiers input/output (I/O) gating 11. Both row decoder 13 and column decoder 9 have individual output select signals based on binary address values input to the decoderssuch that only one pixel in the active matrix display array will be selected for a given combination of row and column binary address values. Sense amplifiers I/O gating 11 may be coupled to active matrix display array 14 by a plurality of bi-directional column I/O connections 16. Sense amplifiers I/O gating 11 uses the plurality of bi-directional column I/O signalss 16 to control the reading or writing of data into active matrix display array 14. Data may be coupled between the data bus 5 and sense amplifiers I/O gating 11 through data in buffer 10 for data write operations and through data out buffer 12 for data read operations.

Figure 3 is a diagram of active matrix display array 14. Each individual row select signal 15 may be received by all of the individual pixels in a given row of active matrix display array 14. Each individual column I/O signal 16 may be connected to all of the individual pixels in a given column of active matrix display array 14. When a given row select 15 signal is activated, all of the pixels on the given row are activated and can perform either a read or a write operation. The particular pixel to be read from or written to may be selected by an active column I/O signal 16 in conjunction with the row select signal.

Figure 4 is a diagram of an individual pixel 18 in the active matrix display array. When a given row select signal 15 is active, transistor 19 conducts, connecting column I/O signal 16 to the pixel circuit. During a pixel write operation, the electrical voltage present on column I/O signal 16 is gated through transistor 19 and stored on capacitor 20. After this voltage is stored on capacitor 20, row select signal 15 may be de-asserted, causing transistor 19 to become non-conducting so that the voltage stored on capacitor 20 will remain. The voltage stored on capacitor 20 is isolated by analog buffer 21 and used to drive visible actuating element 22 that translates the electrical voltage into a visible image for the pixel. During a pixel read operation, a particular row select signal 15 may be activated, causing transistor 19 to conduct. The voltage stored on capacitor 20 may then be coupled to column I/O signal 16 for transfer through sense amplifiers I/O gating 11 and data out buffer 12.

Figure 5 is a diagram of the column I/O interface including the sense amplifiers I/O gating circuitry 11 according to an embodiment of the present invention. Data in buffer 10, data out buffer 12, and data bus 5 are included for clarity. During a pixel write operation, binary information from data bus 5 may be stored in data in buffer 10 and converted from binary format to an analog voltage by digital-to-analog converter (DAC) 23 to produce analog signal output 28. Analog signal output 28 may be gated through analog buffer driver 25 and applied to column I/O selector 27. Bi-directional column I/O selector 27, a well-known analog circuit, uses the individual column select 17 signals to enable one

of the possible column I/O connections. The analog signal output 28 may thus be coupled to a single column of pixels.

During a pixel read operation, the analog voltage stored on the capacitor 20 in each pixel 18 in the selected row is present on its column I/O 16 connection. Column select 17 signals gate one of the column I/O 16 voltages through to buffer amplifier 26 to produce analog signal input 29. The voltage level of the analog signal input 29 may be converted into binary format by analog-to-digital converter (ADC) 24. The binary representation of the analog signal input 29 may be stored in data out buffer 12 and coupled to data bus 5 for access by a processor.

Although in the embodiment of Figures 3 and 4, only one column I/O connection per pixel is shown, each pixel may have multiple column I/O connections and each pixel may comprise more than a single electrical voltage to visible image translator.

As described, the display device in accordance with one embodiment of the present invention communicates directly with a processor via a bus, without the need for an intermediate display memory device such as VRAM, for example, or a graphics controller circuit. Information communicated from the processor to the display device is directly presented in a visual fashion. The processor may read the visual information stored in the matrix addressable display device. The matrix addressable display device is able to retain the visual information without the need for continuous refresh operations. Individual pixels of the display may be selectively written by the processor. Furthermore, because individual pixels may be selectively written, pixels may be written only when their corresponding values have changed, thereby providing better display update performance.

An apparatus has been disclosed for allowing a processor to directly perform both data read and write operations with a display device, the display device being able to retain and display the visual information stored in the display device without continual, external refresh operations.

-9-

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the inventions pertains are deemed to lie within the spirit and scope of the invention.

CLAIMS

What is claimed is:

- 1. A system comprising:
- a display device; and
- a processor coupled to the display device to read data from and write data to the display device.
- 2. The system of claim 1, wherein the processor is directly connected to the display device without use of at least one of a graphics controller circuit and a graphics memory.
- 3. The system of claim 1, wherein the display device comprises a matrix addressable display.
- 4. The system of claim 3, wherein the matrix addressable display comprises one of a liquid crystal display, a light emitting polymer display, and a reflective silicon display.
- 5. The system of claim 1, wherein the display device comprises a plurality of pixels and the processor writes display data to selected individual pixels.
- 6. The system of claim 1, wherein the display device comprises a plurality of pixels and the processor reads display data from selected individual pixels.
- 7. The system of claim 1, wherein the display device comprises a plurality of pixels that persistently hold intensity values without requiring continual refreshing.

- 8. The system of claim 7, wherein the processor writes display data only to selected individual pixels having intensity values to be changed, the selected pixels being less than all pixels of the display device.
- 9. The system of claim 7, wherein each pixel comprises a capacitor to store the intensity value of the pixel.
- 10. The system of claim 9, wherein the display device comprises circuitry to read the intensity value stored in a selected one of the capacitors and to return the intensity value to the processor.
- 11. In a system having a processor connected to a matrix addressable display device having a plurality of pixels, a method comprising: reading display data by the processor from selected individual pixels of the matrix addressable display device.
- 12. The method of claim 11, further comprising writing display data by the processor to selected individual pixels of the matrix addressable display device.
- 13. The method of claim 12, wherein writing display data to selected pixels comprises writing display data only to selected individual pixels having intensity values to be changed, the selected pixels being less than all pixels of the matrix addressable display device.
 - 14. A matrix addressable display device comprising: a plurality of readable, individually addressable pixels.
- 15. The matrix addressable display device of claim 14, further comprising address logic coupled to the plurality of pixels for decoding an address to select a pixel.

WO 00/41161

- 12 -

PCT/US99/30087

- 16. The matrix addressable display device of claim 15, further comprising a first buffer coupled to the address logic for storing display data read from the selected pixel.
- 17. The matrix addressable display device of claim 15, further comprising a second buffer coupled to the address logic for storing display data to be written to the selected pixel.
- 18. The matrix addressable display device of claim 15, wherein the plurality of pixels comprise an array and wherein the address logic comprises:
 - a row-column address de-multiplexor to receive the address;
- a row decoder coupled to the row-column address de-multiplexor to identify a selected row of the array; and
- a column decoder coupled to the row-column address de-multiplexor to identify a selected column of the array.
- 19. The matrix addressable display device of claim 14, wherein each pixel comprises a capacitor to store an intensity of the pixel.
- 20. The matrix addressable display device of claim 14, wherein the plurality of pixels comprise an array of pixels, each pixel being individually addressable by a combination of a row select signal and a column select signal, and wherein each pixel comprises:
 - a transistor coupled to a row select signal and a column select signal;
- a capacitor coupled to the transistor to store a voltage present on the column select signal;
- a buffer coupled to the capacitor to isolate the voltage received from the capacitor; and
- a visible actuating element coupled to the buffer to translate the voltage into a visible image.

- 21. The matrix addressable display device of claim 14, further comprising means for decoding an address to select a pixel.
- 22. The matrix addressable display device of claim 21, further comprising means for storing display data read from the selected pixel.
- 23. The matrix addressable display device of claim 21, further comprising means for storing display data to be written to the selected pixel.
- 24. The matrix addressable display device of claim 21, wherein the plurality of pixels comprise an array and wherein the address decoding means comprises:

means for receiving the address;

means for identifying a selected row of the array based on the address; and

means for identifying a selected column of the array based on the address.

- 25. A system comprising:
- a processor; and
- a display device connected to the processor;


wherein said processor is adapted to output display addresses and display data to the display device, and wherein the display device is adapted to display a visual representation of the display data, without using an intermediate display memory device or a graphics controller circuit; to retain said visual representation of the display data, without need for external display refresh operations; and to allow the processor to read the display data directly from the display device.

26. The system of claim 25, wherein the display device further comprises:


an active matrix display array comprising a plurality of pixels; and

an I/O gating circuit coupled to the active matrix display array.


- 27. The system of claim 26, wherein each of said pixels is adapted to translate an electrical signal into a visible image.
- 28. The system of claim 26, wherein each of said pixels comprises: a transistor activated by a row select signal, wherein the transistor acts as a gate to link the pixel to a column I/O connection;
 - a capacitor to store a voltage representing the display data; an analog buffer to provide a drive voltage based on the voltage; and an element to translate the drive voltage into a visible image.
- 29. The system of claim 26 wherein the I/O gating circuit comprises: a bi-directional, column I/O selector circuit to select a column I/O connection to a selected pixel of the plurality of pixels;
- a buffer driver circuit coupled to the column I/O selector circuit to output a voltage to the selected pixel; and
- a buffer amplifier circuit coupled to the column I/O selector circuit to accept a voltage from the selected pixel.




<u>교</u>



SUBSTITUTE SHEET (RULE 26)








FIG. 5

INTERNATIONAL SEARCH REPORT

national Application No PCT/US 99/30087

A CLASSI IPC 7	iFication of subject matter G09G3/36 G06F3/147		
According to	o International Patent Classification (IPC) or to both national class	sification and IPC	
B. FIELDS	SEARCHED		
Minimum de IPC 7	ocumentation searched (classification system followed by classifi G09G G06F	ication symbols)	
Documenta	tion searched other than minimum documentation to the extent the	nat such documents are incl.	uded in the fields searched
Electronic d	iate base consulted during the international search (name of data	a base and, where practical	, search terms used)
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the	relevant passages	Relevant to claim No.
X	GB 2 069 739 A (CITIZEN WATCH (26 August 1981 (1981-08-26)	1-6, 11-16, 18,19, 21,24-27	
A	abstract; figures 3,4		7-10,20, 29
	page 3, line 13 -page 4, line 4 page 4, line 5	15 98	
X	EP 0 602 623 A (NCR INT INC) 22 June 1994 (1994-06-22)	1-6,11, 12, 14-19,	
Α	abstract; figures 5-8		21-27,29 7-10,13, 20,28
	column 6, line 40 -column 7, li column 7, line 27 -column 7, li column 3, line 21 -column 4, li	ine 52 .	
		-/	
X Furt	her documents are listed in the continuation of box C.	Y Patent family	members are listed in annex.
"A" docume	ategories of cited documents: ent defining the general state of the art which is not	or priority date and	blished after the international filing date d not in conflict with the application but d the principle or theory underlying the
"E" earlier o		cannot be conside	ular relevance; the claimed invention ered novel or cannot be considered to
which citation "O" docume	ent which may throw doubte on priority claim(s) or is cited to establish the publication date of another n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or means	"Y" document of partice cannot be conside document is comb	we step when the document is taken alone ular relevance; the claimed invention send to involve an inventive step when the sined with one or more other such docu- bination being obvious to a person skilled
P docume	ent published prior to the international filing date but han the priority date daimed	in the art.	of the same patent family
Date of the	actual completion of the international search		the international search report
	5 May 2000	02/06/2	000
Name and r	mailing address of the ISA European Patent Office, P.B. 5818 Patentiaan 2 NL - 2280 HV Rijswijk. Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Authorized officer Van Roo	ost, L

1

INTERNATIONAL SEARCH REPORT

national Application No PCT/US 99/30087

0./0	ntion) DOCUMENTS CONSIDERED TO BE RELEVANT	PC1/05 99/3008/			
Category *	Citation of document, with indication, where appropriate, of the relevant passages	essages Relevant to claim No.			
A	EP 0 875 881 A (SHARP KK) 4 November 1998 (1998-11-04) column 15, line 55 -column 16, line 26; figures 9,10	20,28			
		·			
	·				
	•				
		·			

Form PCT/ISA/210 (continuation of excend sheet) (July 1"

INTERNATIONAL SEARCH REPORT

information on patent family members

i national Application No PCT/US 99/30087

Patent document cited in search report			Publication date	Patent family member(s)		Publication date	
GB 2069	739	A	26-08-1981	JP DE US	56104387 / 3101987 / 4430648 /	A	20-08-1981 26-11-1981 07-02-1984
EP 0602	623	A	22-06-1994	DE DE JP	69317526 69317526 6281911	T	23-04-1998 19-11-1998 07-10-1994
EP 0875	881	A	04-11-1998	GB JP	2324899 / 11006994 /	-	04-11-1998 12-01-1999